Test suite to check compliance with the SystemVerilog LRM by chapter as well as some real-world cores and test-cases.